It might be. If the code in question was written with no thought for how the FPGA would implement the circuit, then it's entirely possible that it was inefficient. If the code is written with consideration of the FPGA resources available and the synthesis tool being used, then no, it's not inefficient.
Subscribe to:
Post Comments (Atom)
-
In Verilog certain type of assignments or expression are scheduled for execution at the same time and order of their execution is not guara...
-
Formal Definition The Value change dump (VCD) file contains information about any value changes on the selected variables. Simplified Synt...
-
This post will help you to understand the difference between real, realtime and shortreal data types of SystemVerilog and its usage. ...
-
Very often we come across questions from VLSI engineers that "Which scripting language should a VLSI engineer should learn?". Well... -
VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des...
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.