entity my_and is
port (a, b : in std_logic;
c : out std_logic);
architecture my_and_arc of my_and is
c <= a and b;
As there is not yet a standard for transaction recording in Verilog or VHDL, ModelSim includes a set of system tasks to perform transac...