library ieee;
use ieee.std_logic_1164.all;
entity my_and is
port (a, b : in std_logic;
c : out std_logic);
end my_and;
architecture my_and_arc of my_and is
begin
c <= a and b;
end my_and_arc;
Subscribe to:
Post Comments (Atom)
Popular Posts
-
Today India is home to some of the finest semiconductor companies in the world. The semiconductor companies in India are reputed across t...
-
1. 8-bit Micro Processor 2. RISC Processor in VLDH 3. Floating Point Unit 4. LFSR - Random Number Generator 5. Versatile Counter 6. ...
-
There is a special Coding style for State Machines in VHDL as well as in Verilog. Let us consider below given state machine which is a “10...
-
There are some differences between UDIMMs and RDIMMs that are important in choosing the best options for memory performance. First, let’s ta...
-
There is a special Coding style for State Machines in VHDL as well as in Verilog. Let us consider below given state machine which is a “...
-
Q1: What is UVM? What is the advantage of UVM? Ans: UVM (Universal Verification Methodology) is a standardized methodology for verify...
-
Look at the truth table of AND gate. When any of the one input is zero output is always zero (or same as that input); when the other input...
-
Applying similar concept of AND gate using 2:1 MULTIPLEXER , make either of input A or B as select line of MUX, connect other input to ...
-
Design 1: Design 2:
-
We can build a counter circuit with selectable between "up" and "down" count modes by having dual lines of AND gates det...
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation...