JEDEC's DDR4 DRAM standard is compatible with 3DIC architectures and is capable of data transfer rates up to 3.2 gigatransfers per second, Kristin Lewotsky notes in this article. "We've got a broad population of folks who really haven't had the time or the business need to learn about DDR4," says Perry Keller of Agilent Technologies. "What we hope to do is familiarize them with DDR4: What it is, why it exists, what it can bring to their products, and how to do something practical with it." EE Times
Thursday, 14 February 2013
How and why DDR4 timing is important
Subscribe to:
Post Comments (Atom)
-
Q1: What is UVM? What is the advantage of UVM? Ans: UVM (Universal Verification Methodology) is a standardized methodology for verify... -
This post will help you to understand the difference between real, realtime and shortreal data types of SystemVerilog and its usage. ...
-
Q11: Difference between module & class based TB? Ans: A module is a static object present always during of the simulation. A Cl...
-
VHDL (VHSIC-HDL, Very High-Speed Integrated Circuit Hardware Description Language) is a hardware description language used in electronic des... -
Very often we come across questions from VLSI engineers that "Which scripting language should a VLSI engineer should learn?". Well...
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.