Applying similar concept of AND gate using 2:1 MULTIPLEXER, make either of input A or B as select line of MUX, connect other input to 0th input line. 1st input of the MUX is always tied to logic 1.
Popular Posts
-
Searching a lot i found following list of companies that works in VLSI domain. Accel Technologies Limited http://www.techaccel.com http://ww...
-
1. 8-bit Micro Processor 2. RISC Processor in VLDH 3. Floating Point Unit 4. LFSR - Random Number Generator 5. Versatile Counter 6. ...
-
There is a special Coding style for State Machines in VHDL as well as in Verilog. Let us consider below given state machine which is a “10...
-
There is a special Coding style for State Machines in VHDL as well as in Verilog. Let us consider below given state machine which is a “...
-
There are some differences between UDIMMs and RDIMMs that are important in choosing the best options for memory performance. First, let’s ta...
Follow by Email
No comments:
Post a Comment
Please provide valuable comments and suggestions for our motivation...