Featured post

Transaction Recording In Verilog Or System Verilog

As there is not yet a standard for transaction recording in Verilog or VHDL, ModelSim includes a set of system tasks to perform transac...

Friday, 25 November 2011

Edge triggered D Flip Flop

Below figure shows the Diagram of Edge triggered d flip flop

Edge_triggered_D_flip-flop

No comments:

Post a comment

Please provide valuable comments and suggestions for our motivation. Feel free to write down any query if you have regarding this post.